

8

7

6

5

4

3

P/N610-90802-01

SH1

REV2.0

1

NOTES: UNLESS OTHERWISE SPECIFIED

1. SPECIFICATIONS/TOLERANCES:

A. FABRICATE PER IPC-6012, CLASS 2, USING PROVIDED DATA FILES

B. ALL SPECIFICATIONS USED SHALL BE PER THEIR LATEST REVISIONS.

C. THE DIMENSIONS OF CIRCUIT FEATURES IN THE PROVIDED DATA MAY BE ADJUSTED ONLY TO COMPENSATE FOR PROCESS TOLERANCES; ADDING, REMOVING OR RELOCATING CIRCUIT FEATURES, INCLUDING NON-FUNCTIONAL PADS, IS NOT ALLOWED, AND THE DESIGN OF ALL PLANE STRUCTURES MUST BE MAINTAINED TO ENSURE PROPER ELECTRICAL PERFORMANCE.

D. REMOVE ALL BURRS AND BREAK SHARP EDGES, .381 [.015] MAX RADIUS.

E. PARENTHETICAL INFORMATION IS FOR REFERENCE ONLY.

F. REPAIR OF PCB DEFECTS IS NOT PERMITTED.

2. DIELECTRIC MATERIAL:

A. DIELECTRIC MATERIAL SHALL BE PER IPC-4101/99, /124, /126 OR /129 (RoHS COMPLIANT EPOXY-GLASS).

B. MINIMUM DIELECTRIC THICKNESS SHALL BE .051 [.002] FOR REFERENCED STACK-UP DIMENSIONS OF .076 [.003] OR GREATER; IPC-6012 REQUIREMENTS SHALL OTHERWISE APPLY. SINGLE-PLY CONSTRUCTION IS ALLOWED.

C. SEE LAYER STACK-UP FOR REQUIRED COPPER WEIGHTS AND THE FINISHED PCB THICKNESS. IF SPECIFIED, 1/3 OZ. STARTING FOIL MAY BE ACHIEVED BY 1/2 OZ. FOIL REDUCTION.

D. FINISHED PCB THICKNESS SHALL BE MEASURED OVER LANDS AND/OR CONDUCTORS NOT COVERED BY SOLDER MASK.

3. DRILLING:

A. VIA DIAMETERS (TOL. = +.051/- DRILL DIAMETER [+ .0020/- DRILL DIAMETER]) SHALL BE VERIFIED BEFORE PLATING; ALL OTHER HOLE DIAMETERS SHALL BE VERIFIED AT FINAL INSPECTION.

B. LAYER-TO-LAYER MISREGISTRATION SHALL BE .127 [.005] MAXIMUM.

C. FILL ALL THRU VIAS USING NON-CONDUCTIVE EPOXY AND OVERPLATE WITH COPPER, .005[.0002] MINIMUM THICKNESS. DIMPLE DEPTH IN BGA PADS SHALL BE .025 [.001] MAXIMUM. THE PRESENCE OF WRAP PLATING SHALL BE VISUALLY EVIDENT IN ALL QUALITY CONFORMANCE MICROSECTIONS; NO MINIMUM MEASUREMENT REQUIRED.

D. FILL ALL MICROVIAS WITH COPPER PLATING OR NON-CONDUCTIVE EPOXY; DIMPLE DEPTH IN BGA PADS SHALL BE .025 [.001] MAXIMUM. FOR EPOXY FILL, OVERPLATE WITH COPPER, .005 [.0002] MINIMUM AND THE PRESENCE OF WRAP PLATING SHALL BE VISUALLY EVIDENT IN ALL QUALITY CONFORMANCE MICROSECTIONS; NO MINIMUM MEASUREMENT REQUIRED.

4. SOLDER MASK:

A. APPLY LPI SOLDER MASK USING PROVIDED DATA.

B. SOLDER MASK SHALL BE PER IPC-SM-840, CLASS T, COLOR BLACK.

C. THE DIMENSIONS OF SOLDER MASK-DEFINED PADS ON PLANES AND/OR WIDE CONDUCTORS SHALL NOT BE MODIFIED.

5. MARKING:

A. MARK PCB PER PROVIDED DATA USING SILKSCREEN OR AUTOMATED INJET PROCESSING WITH PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.

B. SUPPLIER ID AND TRACEABILITY INFORMATION SHALL BE APPLIED USING PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.

C. INK SHALL NOT BE APPLIED TO ANY SOLDERABLE SURFACE.

6. ELECTRICAL TEST:

A. DESIGN VERIFICATION SHALL BE DONE PRIOR TO PCB FABRICATION USING SUPPLIED VALOR ODB++ DATABASE, OR GERBER DATA AND AN IPC-D-356 NETLIST.

B. ALL PCBs SHALL BE 100% ELECTRICALLY TESTED FOR OPENS AND SHORTS USING PROVIDED DATA.

C. APPLY TEST STAMP IN NON-LEGEND AREA ON REAR SIDE OF PCB; OK TO APPLY TO PANEL RAILS IF SPACE DOES NOT PERMIT.

7. FINAL FINISH:

A. FINAL FINISH ON ALL EXPOSED CONDUCTORS SHALL BE 2 MICROINCHES GOLD IMMERSION.

B. FINAL FINISH ON ALL THE GOLD FINGER BEVEL DEFAULT VALUE : 20 DEGREES, DEPTH : 11.8 MILS. FINAL FINISH ON ALL EXPOSED GOLD FINGER SHALL BE 30 MICROINCHES HARD GOLD PLATED.

8. IMPEDANCE:

A. IMPEDANCE TOLERANCE SHALL BE +/- 10%.

B. SEE LAYER STACK-UP FOR IMPEDANCE REQUIREMENTS.

9. IF PANELIZATION SPECIFICATIONS ARE PROVIDED, THE PCBs SHALL BE DELIVERED IN PANEL FORM. HOWEVER, THESE SPECIFICATIONS MAY BE CHANGED AS REQUIRED BY THE CONTRACT MANUFACTURER TO SUPPORT VOLUME ASSEMBLY REQUIREMENTS.

ECO NO.

REV

DATE

DESCRIPTION

DRAWN

CHECKED

APPROVED

ISAB-1

1.0

03/06/23

INITIAL RELEASE

LIKZ

ISAB

ISAB

DEDA-23

2.0

07/26/23

SCH MODIFICATION

JYUN

DEDA

DEDA

LAYER DESCRIPTION

START COPPER WT

SE IMP OHMS

SE TRACE WIDTH

REF LAYER

CPW SPACE

DIFF IMP OHMS

DIFF TRACE WIDTH/SPACE

REF LAYER

CPW SPACE

L01 - TOP

0.7+1.6MIL

50

4.8MIL(0.12MM)

L2

././.

L02 - PLANE

1.1MIL

--

L03 - SIGNAL

1.1MIL

50

3.8MIL(0.097MM)

L2

././.

L04 - PLANE

1.1MIL

50

3.8MIL(0.097MM)

L5

././.

L05 - SIGNAL

1.1MIL

--

L06 - BOTTOM

0.7+1.6MIL

50

4.8MIL(0.12MM)

L5

././.

31.92

+/- 10%

(2.98)

(2.98)

(12)

(2.98)

(2.98)

STACK-UP (UNITS IN MILS)

SEE BOM

SEE BOM

NEXT ASSY

USED ON

APPLICATION

THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND PROPRIETARY TO Infineon Technologies AG AND SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED FOR ANY DESIGN, MANUFACTURE, OR OTHERWISE, EXCEPT WHEN SUCH USER POSSESSES AUTHORIZATION FROM Infineon

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES WITH METRIC IN BRACKETS .XXX .XX ANGLES .005 .01 .5° [.064] [.13]

MATERIAL

FINISH

DO NOT SCALE DRAWING

APPROVALS

DATE

DRAWN

JYUN

07/26/23

ENGINEER

DEDA

07/26/23

CHECKER

DEDA

07/26/23

QA

N/A

N/A

PROJ. ENG.

N/A

N/A

TITLE

PCB FABRICATION, CYW955913SDCM2WLIPA

SIZE

CAGE CODE

P/N

610-90802-01

SCALE

1/1

SHEET

1 OF 2

REV

2.0

FAB NOTES REV 08/01/14

7

6

5

4

3

2

COMPUTER GENERATED DRAWING
DO NOT CHANGE MANUALLY

